Full-Chip Nanometer Routing Techniques

As Moore's Law continues unencumbered into the nanometer era, chips are reaching 1000 M gates in size, process geometries have shrunk to 90 nm and below, and engineers have to face compounded design complexity with every new design. These nanometer-scale designs require a new generation of phys...

Full description

Main Authors: Ho, Tsung-Yi. (Author, http://id.loc.gov/vocabulary/relators/aut), Chang, Yao-Wen. (http://id.loc.gov/vocabulary/relators/aut), Chen, Sao-Jie. (http://id.loc.gov/vocabulary/relators/aut)
Corporate Author: SpringerLink (Online service)
Language:English
Published: Dordrecht : Springer Netherlands : Imprint: Springer, 2007.
Edition:1st ed. 2007.
Series:Analog Circuits and Signal Processing,
Subjects:
Online Access:https://doi.org/10.1007/978-1-4020-6195-0
LEADER 04176nam a22005415i 4500
001 978-1-4020-6195-0
003 DE-He213
005 20210616174910.0
007 cr nn 008mamaa
008 100301s2007 ne | s |||| 0|eng d
020 |a 9781402061950  |9 978-1-4020-6195-0 
024 7 |a 10.1007/978-1-4020-6195-0  |2 doi 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
082 0 4 |a 621.3815  |2 23 
100 1 |a Ho, Tsung-Yi.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Full-Chip Nanometer Routing Techniques  |h [electronic resource] /  |c by Tsung-Yi Ho, Yao-Wen Chang, Sao-Jie Chen. 
250 |a 1st ed. 2007. 
264 1 |a Dordrecht :  |b Springer Netherlands :  |b Imprint: Springer,  |c 2007. 
300 |a XVIII, 102 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Analog Circuits and Signal Processing,  |x 1872-082X 
505 0 |a Routing Challenges for Nanometer Technology -- Multilevel Full-Chip Routing Considering Crosstalk And Performance -- Multilevel Full-Chip Routing Considering Antenna Effect Avoidance -- Multilevel Full-Chip Routing For The X-Based Architecture -- Concluding Remarks And Future Work. 
520 |a As Moore's Law continues unencumbered into the nanometer era, chips are reaching 1000 M gates in size, process geometries have shrunk to 90 nm and below, and engineers have to face compounded design complexity with every new design. These nanometer-scale designs require a new generation of physics-aware and manufacturing-aware routing. At 90 nm and below, there are so many signal-integrity issues that design teams cannot manually correct them all. At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture. In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and time-to-profitability. 
650 0 |a Electronic circuits. 
650 0 |a Computer-aided engineering. 
650 0 |a Nanotechnology. 
650 1 4 |a Circuits and Systems.  |0 https://scigraph.springernature.com/ontologies/product-market-codes/T24068 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design.  |0 https://scigraph.springernature.com/ontologies/product-market-codes/I23044 
650 2 4 |a Nanotechnology.  |0 https://scigraph.springernature.com/ontologies/product-market-codes/Z14000 
700 1 |a Chang, Yao-Wen.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
700 1 |a Chen, Sao-Jie.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9789048175628 
776 0 8 |i Printed edition:  |z 9789048113958 
776 0 8 |i Printed edition:  |z 9781402061943 
830 0 |a Analog Circuits and Signal Processing,  |x 1872-082X 
856 4 0 |u https://doi.org/10.1007/978-1-4020-6195-0 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712)