|
|
|
|
| LEADER |
05898nam a22005535i 4500 |
| 001 |
978-0-387-32500-2 |
| 003 |
DE-He213 |
| 005 |
20210616213447.0 |
| 007 |
cr nn 008mamaa |
| 008 |
100301s2007 xxu| s |||| 0|eng d |
| 020 |
|
|
|a 9780387325002
|9 978-0-387-32500-2
|
| 024 |
7 |
|
|a 10.1007/0-387-32500-X
|2 doi
|
| 050 |
|
4 |
|a TK7888.4
|
| 072 |
|
7 |
|a TJFC
|2 bicssc
|
| 072 |
|
7 |
|a TEC008010
|2 bisacsh
|
| 072 |
|
7 |
|a TJFC
|2 thema
|
| 082 |
0 |
4 |
|a 621.3815
|2 23
|
| 245 |
1 |
0 |
|a Design of Systems on a Chip: Design and Test
|h [electronic resource] /
|c edited by Ricardo Reis, Marcelo Soares Lubaszewski, Jochen A.G. Jess.
|
| 250 |
|
|
|a 1st ed. 2007.
|
| 264 |
|
1 |
|a New York, NY :
|b Springer US :
|b Imprint: Springer,
|c 2007.
|
| 300 |
|
|
|a X, 234 p.
|b online resource.
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 347 |
|
|
|a text file
|b PDF
|2 rda
|
| 505 |
0 |
|
|a Design of Systems on a Chip -- Microsystems Technology and Applications -- Core Architectures for Digital Media and the Associated Compilation Techniques -- Past, Present and Future of Microprocessors -- Physical Design Automation -- Behavioral Synthesis: an Overview -- Hardware/Software co-design -- Test and Design-for-Test: from Circuits to Integrated Systems -- Synthesis of FPGAs and Testable ASICs -- Testable Design and Testing of Microsystems -- Embedded Core-based System-on-Chip Test Strategies.
|
| 520 |
|
|
|a Design of Systems on a Chip: Design&Test is the second of two volumes addressing the design challenges associated with new generations of the semiconductor technology. The various chapters are the compilations of tutorials presented at workshops in the recent years by prominent authors from all over the world. Technology, productivity and quality are the main aspects under consideration to establish the major requirements for the design and test of upcoming systems on a chip. In particular this second book include contributions on three different, but complementary axes: core design, computer-aided design tools and test methods. A collection of chapters deal with the heterogeneity aspect of core designs, showing the diversity of parts that may share the same substrate in a state-of-the-art system on a chip. The second part of the book discusses CAD in three different levels of design abstraction, from system level to physical design. The third part deals with test methods. The topic is addressed from different viewpoints: in terms of chip complexity, test is discussed from the core and system prospective; in terms of signal heterogeneity, the digital, mixed-signal and microsystem prospective are considered. Fault-tolerance in integrated circuits is not an exclusive concern regarding space designers or highly-reliable application engineers. Rather, designers of next generation products must cope with reduced margin noises due to technological advances. The continuous evolution of the fabrication technology process of semiconductor components, in terms of transistor geometry shrinking, power supply, speed, and logic density, has significantly reduced the reliability of very deep submicron integrated circuits, in face of the various internal and external sources of noise. The very popular Field Programmable Gate Arrays, customizable by SRAM cells, are a consequence of the integrated circuit evolution with millions of memory cells to implement the logic, embedded memories, routing, and more recently with embedded microprocessors cores. These re-programmable systems-on-chip platforms must be fault-tolerant to cope with present days requirements. This book discusses fault-tolerance techniques for SRAM-based Field Programmable Gate Arrays (FPGAs). It starts by showing the model of the problem and the upset effects in the programmable architecture. In the sequence, it shows the main fault tolerance techniques used nowadays to protect integrated circuits against errors. A large set of methods for designing fault tolerance systems in SRAM-based FPGAs is described. Some presented techniques are based on developing a new fault-tolerant architecture with new robustness FPGA elements. Other techniques are based on protecting the high-level hardware description before the synthesis in the FPGA. The reader has the flexibility of choosing the most suitable fault-tolerance technique for its project and to compare a set of fault tolerant techniques for programmable logic applications.
|
| 650 |
|
0 |
|a Electronic circuits.
|
| 650 |
|
0 |
|a Electrical engineering.
|
| 650 |
|
0 |
|a Engineering design.
|
| 650 |
|
0 |
|a Electronics.
|
| 650 |
|
0 |
|a Microelectronics.
|
| 650 |
1 |
4 |
|a Circuits and Systems.
|0 https://scigraph.springernature.com/ontologies/product-market-codes/T24068
|
| 650 |
2 |
4 |
|a Electrical Engineering.
|0 https://scigraph.springernature.com/ontologies/product-market-codes/T24000
|
| 650 |
2 |
4 |
|a Engineering Design.
|0 https://scigraph.springernature.com/ontologies/product-market-codes/T17020
|
| 650 |
2 |
4 |
|a Electronics and Microelectronics, Instrumentation.
|0 https://scigraph.springernature.com/ontologies/product-market-codes/T24027
|
| 700 |
1 |
|
|a Reis, Ricardo.
|e editor.
|0 (orcid)0000-0001-5781-5858
|1 https://orcid.org/0000-0001-5781-5858
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
| 700 |
1 |
|
|a Soares Lubaszewski, Marcelo.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
| 700 |
1 |
|
|a Jess, Jochen A.G.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
| 710 |
2 |
|
|a SpringerLink (Online service)
|
| 773 |
0 |
|
|t Springer Nature eBook
|
| 776 |
0 |
8 |
|i Printed edition:
|z 9781441940896
|
| 776 |
0 |
8 |
|i Printed edition:
|z 9780387512372
|
| 776 |
0 |
8 |
|i Printed edition:
|z 9780387324999
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/0-387-32500-X
|
| 912 |
|
|
|a ZDB-2-ENG
|
| 912 |
|
|
|a ZDB-2-SXE
|
| 950 |
|
|
|a Engineering (SpringerNature-11647)
|
| 950 |
|
|
|a Engineering (R0) (SpringerNature-43712)
|
