|
|
|
|
| LEADER |
04972nam a22006135i 4500 |
| 001 |
978-3-642-36157-9 |
| 003 |
DE-He213 |
| 005 |
20210624224250.0 |
| 007 |
cr nn 008mamaa |
| 008 |
130107s2013 gw | s |||| 0|eng d |
| 020 |
|
|
|a 9783642361579
|9 978-3-642-36157-9
|
| 024 |
7 |
|
|a 10.1007/978-3-642-36157-9
|2 doi
|
| 050 |
|
4 |
|a QA76.9.E94
|
| 072 |
|
7 |
|a UYD
|2 bicssc
|
| 072 |
|
7 |
|a COM074000
|2 bisacsh
|
| 072 |
|
7 |
|a UYD
|2 thema
|
| 082 |
0 |
4 |
|a 004.24
|2 23
|
| 245 |
1 |
0 |
|a Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
|h [electronic resource] :
|b 22nd International Workshop, PATMOS 2012, Newcastle upon Tyne, UK, September 4-6, 2012, Revised Selected Papers /
|c edited by José L. Ayala, Delong Shang, Alex Yakovlev.
|
| 250 |
|
|
|a 1st ed. 2013.
|
| 264 |
|
1 |
|a Berlin, Heidelberg :
|b Springer Berlin Heidelberg :
|b Imprint: Springer,
|c 2013.
|
| 300 |
|
|
|a IX, 258 p. 150 illus.
|b online resource.
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 347 |
|
|
|a text file
|b PDF
|2 rda
|
| 490 |
1 |
|
|a Theoretical Computer Science and General Issues ;
|v 7606
|
| 505 |
0 |
|
|a Sleep-Transistor Based Power-Gating Tradeoff Analyses -- Modelling and Analysis of Manufacturing Variability Effects from Process to Architectural Level -- Non-invasive Power Simulation at System-Level with SystemC -- A Standard Cell Optimization Method for Near-Threshold Voltage Operations -- An Extended Metastability Simulation Method for Synchronizer Characterization -- Phase Space Based NBTI Model -- Fast Propagation of Hamming and Signal Distances for Register-Transfer Level Datapaths -- Noise Margin Based Library Optimization Considering Variability in Sub-threshold -- TCP Window Based DVFS for Low Power Network Controller SoC -- A Generic Architecture for Robust Asynchronous Communication Links -- Direct Statistical Simulation of Timing Properties in Sequential Circuits -- On-Chip NBTI and PBTI Tracking through an All-Digital Aging Monitor Architecture -- Two-Phase MOBILE Interconnection Schemes for Ultra-Grain Pipeline Applications -- Design of a 150 mV Supply, 2 MIPS, 90nm CMOS, Ultra-Low-Power Microprocessor -- Run-Time Measurement of Harvested Energy for Autarkic Sensor Operation -- Observability Conditions and Automatic Operand-Isolation in High-Throughput Asynchronous Pipelines -- Dynamic Power Management of a Computer with Self Power-Managed Components -- Case Studies of Logical Computation on Stochastic Bit Streams.
|
| 520 |
|
|
|a This book constitutes the refereed proceedings of the 22nd International Conference on Integrated Circuit and System Design, PATMOS 2012, held in Newcastle, UK Spain, in September 2012. The 25 revised full papers presented were carefully reviewed and selected from numerous submissions. The paper feature emerging challenges in methodologies and tools for the design of upcoming generations of integrated circuits and systems, including reconfigurable hardware such as FPGAs. The technical program focus on timing, performance and power consumption as well as architectural aspects with particular emphasis on modeling, design, characterization, analysis and optimization.
|
| 650 |
|
0 |
|a Computer system failures.
|
| 650 |
|
0 |
|a Computer simulation.
|
| 650 |
|
0 |
|a Computer communication systems.
|
| 650 |
|
0 |
|a Microprocessors.
|
| 650 |
|
0 |
|a Logic design.
|
| 650 |
|
0 |
|a Programming languages (Electronic computers).
|
| 650 |
1 |
4 |
|a System Performance and Evaluation.
|0 https://scigraph.springernature.com/ontologies/product-market-codes/I13049
|
| 650 |
2 |
4 |
|a Simulation and Modeling.
|0 https://scigraph.springernature.com/ontologies/product-market-codes/I19000
|
| 650 |
2 |
4 |
|a Computer Communication Networks.
|0 https://scigraph.springernature.com/ontologies/product-market-codes/I13022
|
| 650 |
2 |
4 |
|a Register-Transfer-Level Implementation.
|0 https://scigraph.springernature.com/ontologies/product-market-codes/I12069
|
| 650 |
2 |
4 |
|a Logic Design.
|0 https://scigraph.springernature.com/ontologies/product-market-codes/I12050
|
| 650 |
2 |
4 |
|a Programming Languages, Compilers, Interpreters.
|0 https://scigraph.springernature.com/ontologies/product-market-codes/I14037
|
| 700 |
1 |
|
|a Ayala, José L.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
| 700 |
1 |
|
|a Shang, Delong.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
| 700 |
1 |
|
|a Yakovlev, Alex.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
| 710 |
2 |
|
|a SpringerLink (Online service)
|
| 773 |
0 |
|
|t Springer Nature eBook
|
| 776 |
0 |
8 |
|i Printed edition:
|z 9783642361586
|
| 776 |
0 |
8 |
|i Printed edition:
|z 9783642361562
|
| 830 |
|
0 |
|a Theoretical Computer Science and General Issues ;
|v 7606
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/978-3-642-36157-9
|
| 912 |
|
|
|a ZDB-2-SCS
|
| 912 |
|
|
|a ZDB-2-SXCS
|
| 912 |
|
|
|a ZDB-2-LNC
|
| 950 |
|
|
|a Computer Science (SpringerNature-11645)
|
| 950 |
|
|
|a Computer Science (R0) (SpringerNature-43710)
|
