Creating Assertion-Based IP

Assertion-based IP is much more than a comprehensive set of related assertions. It is a full-fledged reusable and configurable transaction-level verification component, which is used to detect both interesting and incorrect behaviors. Upon detecting interesting or incorrect behavior, the assertion-b...

Full description

Main Authors: Foster, Harry D. (Author, http://id.loc.gov/vocabulary/relators/aut), Krolnik, Adam C. (http://id.loc.gov/vocabulary/relators/aut)
Corporate Author: SpringerLink (Online service)
Language:English
Published: New York, NY : Springer US : Imprint: Springer, 2008.
Edition:1st ed. 2008.
Series:Integrated Circuits and Systems,
Subjects:
Online Access:https://doi.org/10.1007/978-0-387-68398-0
LEADER 03991nam a22005295i 4500
001 978-0-387-68398-0
003 DE-He213
005 20210620054435.0
007 cr nn 008mamaa
008 100301s2008 xxu| s |||| 0|eng d
020 |a 9780387683980  |9 978-0-387-68398-0 
024 7 |a 10.1007/978-0-387-68398-0  |2 doi 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
082 0 4 |a 621.3815  |2 23 
100 1 |a Foster, Harry D.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Creating Assertion-Based IP  |h [electronic resource] /  |c by Harry D. Foster, Adam C. Krolnik. 
250 |a 1st ed. 2008. 
264 1 |a New York, NY :  |b Springer US :  |b Imprint: Springer,  |c 2008. 
300 |a XVIII, 318 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Integrated Circuits and Systems,  |x 1558-9412 
505 0 |a Definitions and Terminology -- The Process -- Bus-Based Design Example -- Interfaces -- Arbiters -- Controllers -- Datapath. 
520 |a Assertion-based IP is much more than a comprehensive set of related assertions. It is a full-fledged reusable and configurable transaction-level verification component, which is used to detect both interesting and incorrect behaviors. Upon detecting interesting or incorrect behavior, the assertion-based IP alerts other verification components within a simulation environment, which are responsible for taking appropriate action. The focus of this book is to bring the assertion discussion up to a higher level and introduce a process for creating effective, reusable, assertion-based IP, which easily integrates with the user’s existing verification environment, in other words the testbench infrastructure. The guiding principles promoted in this book when creating an assertion-based IP monitor are: modularity—assertion-based IP should have a clear separation between detection and action clarity—assertion-based IP should be written initially focusing on capturing intent (versus optimizations) A unique feature of this book is the fully worked out, detailed examples. The concepts presented in the book are drawn from the authors’ experience developing assertion-based IP, as well as general assertion-based techniques. Creating Assertion-Based IP is an important resource for design and verification engineers. From the Foreword: Creating Assertion-Based IP "…reduces to process the creation of one of the most valuable kinds of VIP: assertion-based VIP…This book will serve as a valuable reference for years to come." Andrew Piziali, Sr. Design Verification Engineer Co-Author, ESL Design and Verification: A Prescription for Electronic System Level Methodology Author, Functional Verification Coverage Measurement and Analysis. 
650 0 |a Electronic circuits. 
650 0 |a Computer-aided engineering. 
650 0 |a Electrical engineering. 
650 1 4 |a Circuits and Systems.  |0 https://scigraph.springernature.com/ontologies/product-market-codes/T24068 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design.  |0 https://scigraph.springernature.com/ontologies/product-market-codes/I23044 
650 2 4 |a Electrical Engineering.  |0 https://scigraph.springernature.com/ontologies/product-market-codes/T24000 
700 1 |a Krolnik, Adam C.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9780387515212 
776 0 8 |i Printed edition:  |z 9781441942180 
776 0 8 |i Printed edition:  |z 9780387366418 
830 0 |a Integrated Circuits and Systems,  |x 1558-9412 
856 4 0 |u https://doi.org/10.1007/978-0-387-68398-0 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712)